Understanding configurable device architecture is vital for optimized FPGA and CPLD implementation. Typical building modules feature Configurable Logic Blocks (CLBs) or Functionally Programmable Logic Block (FPLBs) which contain lookup arrays and flip-flops, coupled with flexible interconnect lines. CPLDs generally employ sum-of-products structure